I. INTRODUCTION
A S the critical dimensions of CMOS technology continue to decrease, the requirements on the positioning accuracy of wafer steppers increases. In such machines, thermal expansion is an important source of error, and so control loops are used to stabilize the temperature, and hence, the dimensions of critical mechanical components. Such loops require high resolution ( K) temperature measurements, which are typically made with thermistor bridges. The absolute accuracy of such measurements is then established by periodic system-level calibrations. To maintain accuracy during the minute-long intervals between calibrations, the thermistors, as well as the instrumentation amplifiers used to read them out, should be characterized by low LF noise, with noise corners in the order of only a few mHz.
More than two decades ago, amplifiers made in bipolar technology achieved low noise (3 nV/ Hz) and noise corners around 3 Hz [1] . By using dynamic offset cancellation techniques such as chopping and auto-zeroing, similar performance can be achieved in CMOS technology, despite the fact that MOS transistors exhibit more noise than bipolar transistors. Using these techniques, CMOS amplifiers with noise corners of a few Hz [2] , [3] and even a few tens of mHz [4] have been reported. To the authors' knowledge, however, no CMOS amplifiers with noise corners in the order of a few mHz have been reported. Although noise can be reduced by chopping and auto-zeroing, chopping is preferred over auto-zeroing. This is because auto-zeroing involves sampling, which folds wideband noise back to DC, while chopping employs modulation and thus achieves superior low-frequency noise performance [5] . However, this is at the cost of significant ripple at the amplifier output, due to the up-modulated offset and noise. Since the residual offset is proportional to the chopping frequency, this frequency tends to be rather low, typically in the order of a few tens of kHz. To suppress the resulting chopper ripple, filters with kHz cut-off frequencies are required. Such filters require significant chip area, and so off-chip filters are often used [6] . In many applications, however, this is undesirable and so a variety of on-chip techniques have been devised.
One on-chip technique for reducing chopper ripple involves the use of auto-zeroing to reduce the amplifier's initial offset [7] , [8] . However, the increased low-frequency (LF) noise caused by noise folding requires extra power dissipation to meet a given noise specification. This is a serious drawback in precision temperature measurement systems, in which self-heating should be minimized. During auto-zeroing, the noise folding problem can be mitigated by reducing the amplifier's bandwidth to a fraction of the auto-zeroing frequency [9] . However, for quasi-continuous-time operation, a ping-pong topology consisting of two auto-zeroed input stages must be used, which doubles the amplifier's power consumption.
Alternatively, a sample-and-hold filter [10] - [12] can be used to reduce the chopper ripple. However, this still involves sampling, and so still incurs a certain noise folding penalty. More importantly, the extra delay introduced by the sample-and-hold filter complicates the design of the amplifier's frequency compensation network.
This paper describes a chopper current-feedback instrumentation amplifier (CFIA) with a continuous-time (CT) ripple reduction loop (RRL). The loop synchronously demodulates the amplifier's output ripple, and then drives it to zero by canceling the offset of the input stage. Due to the CT nature of the loop, this 0018-9200/$26.00 © 2009 IEEE approach does not suffer from noise folding. By using a three stage nested-Miller topology [13] , and chopping the input and intermediate stages, the amplifier achieves a noise corner of 1 mHz at a noise density of 15 nV/ Hz.
The paper is organized as follows. In Section II, the application requirements of precision thermistor read-out are given. This is followed, in Section III by a discussion of the proposed amplifier topology. The concept and analysis of the continuoustime ripple reduction loop is described in Section IV. Section V discusses the details of the circuit implementation. The experimental results are presented in Section VI. Section VII concludes the paper.
II. THERMISTOR READ-OUT REQUIREMENTS
In wafer steppers, a temperature control loop is required to stabilize the dimensions of critical mechanical components. The mechanical stability requirements on such components translate into allowable temperature drifts in the order of 100 K per minute. To measure such slow drifts with sufficient resolution for this application, the temperature sensor's noise should be less than 1 K from 21.1 C to 22.9 C, i.e., a 1.8 C range, when measured in a bandwidth ranging from 3 mHz to 50 mHz.
Since the goal is to prevent short-term temperature drift, the accuracy of the temperature measurement system may be much less than its 1 K resolution. Overall accuracy is maintained by implementing a system-level calibration every few minutes. Therefore, gain and offset errors are not critical, as long as they are sufficiently stable during the intervals between calibrations.
Compared with other temperature sensors such as transistors and thermocouples, negative temperature coefficient (NTC) thermistors are well suited for high-resolution temperature measurements because they can achieve high sensitivity, low thermal noise, low noise corners (in the mHz range for high quality parts) [14] and good long-term stability (about 1 mK/year) [15] . A dual thermistor bridge (for double the sensitivity) consisting of two thermistors and two metal foil resistors is shown in Fig. 1 . In our case, the thermistor's resistance ( in Fig. 1 ) is 11.4 k at 22 C, as is the resistance of the metal foil resistors ( in Fig. 1) . Therefore, the bridge output is zero at a temperature of 22 C. Due to the tolerance of its components, the bridge has a gain error of %. When biased at a bandgap voltage of 1.22 V, the bridge's common-mode voltage is 0.6 V and its sensitivity is 27 mV/ C. Thus, over the required 1.8 C range, the bridge's output range is 24.3 mV. Being only at the millivolt level, the output of the thermistor bridge should be amplified before it is digitized or processed further. This requires the use of a low-noise instrumentation amplifier (Fig. 1) . The design challenges associated with the design of this amplifier are discussed below.
The first challenge is the required resolution: 1 K in a 1.8 C range and in a bandwidth ranging from 3 mHz to 50 mHz. Together with the sensitivity of the bridge, this translates into an input-referred noise density requirement of 31 nV/ Hz for the whole system. The noise of the thermistor bridge itself is about 14 nV/ Hz, and so the amplifier's white noise density was chosen to be at roughly the same level, i.e., 15 nV/ Hz. To achieve high power efficiency, the amplifier's noise should be white in the bandwidth of interest, which means that the amplifier's noise corner frequency must be below 3 mHz. To justify such low noise specifications, the amplifier must also have high CMRR and PSRR.
A second challenge involves self-heating, because the amplifier and the thermistor bridge will be located in the vacuum environment of a wafer stepper, where heat sinking is a significant problem. The application requirements limit the amplifier's maximum power consumption to a few milliwatts.
A third challenge is the need for the amplifier to accommodate different input and output common-mode voltages. The former is at 0.6 V, while the latter is at 2.5 V, since the amplifier's output is to be digitized by an analog-to-digital converter (ADC) with a 0 to 5 V input range. To optimally map the output range of the thermistor bridge, i.e., 2 24.3 mV, to the 0 to 5 V range of the ADC, the amplifier should have a rail-to-rail output with a gain of 183. The amplifier's target specifications are summarized in Table I .
III. ARCHITECTURE OF THE PROPOSED AMPLIFIER

A. Choice of Amplifier Topology
There are two basic ways to implement an instrumentation amplifier: with voltage feedback via resistors or with current feedback via transconductors.
A traditional instrumentation amplifier using resistive voltage feedback is shown in Fig. 2 . The main disadvantage of this topology is that in order to shift the output common-mode voltage relative to the input common-mode voltage, a resistor is required between the common-mode node and ground. A DC current then flows through the feedback resistors, which, depending on their quality and tolerance, creates some excess noise. Secondly, to obtain high CMRR the feedback resistors need to be well matched. Thirdly, this topology is not very power efficient, as it requires the use of two high-gain low-noise operational amplifiers. However, it exhibits excellent linearity over a wide input and output range.
A current-feedback instrumentation amplifier (CFIA) [16] is shown in Fig. 3 . Here, the input transconductor and feedback transconductor convert the input and feedback voltages into corresponding currents. Their difference is then nulled by the gain of . The overall feedback ensures that the output currents of and cancel and thus the amplifier's gain is given by (1) For bridge readout, a CFIA is more suitable than a traditional instrumentation amplifier because the CFIA uses both current-source isolation and nulling techniques to achieve a high CMRR [13] . Secondly, it can easily handle independent input and output common-mode voltages. Thirdly, it is more power efficient because the input stages share the current-summing and output stages. Although the linear range of a CFIA is often limited by the transconductors, this is not a problem in a bridge readout application.
From (1), it can be seen that the amplifier's gain accuracy will depend on the open-loop gain of and on the matching between the input and feedback gm-stages and . Since the gain error of the thermistor bridge is about 0.5%, the amplifier's gain accuracy does not need to be much better. For an accuracy of 0.5% at the intended closed-loop gain of 183, the open-loop gain of must be in excess of 90 dB, which is easily achievable with two stages of amplification. By restricting the input and output common-mode voltages to the 0-3 V range, the transconductors can be realized by pMOS differential pairs. So it should be possible to realize a CFIA that achieves better than 0.5% gain accuracy.
B. Chopping Strategy
The overall topology of the three-stage CFIA is depicted in Fig. 4 .
is a class-AB output stage to efficiently drive a 50 pF load capacitance. The large signals present in the class-AB stage mean that it is not easily chopped. However, its input-referred noise will be suppressed by the gain of the preceding stages. Simulations show that the preceding (chopped) stages must then have a DC gain of at least 190 dB in order to sufficiently suppress the class-AB stage's noise. Such a high gain can only be obtained with two stages. Thus, a three-stage topology was chosen, in which the noise of the input and intermediate stages is suppressed by chopping. The amplifier's simulated input-referred noise spectrum without chopping, with the input stage chopped and with the input and intermediate stages chopped, is shown in Fig. 5 . Without chopping, the noise below 10 kHz is clearly visible. With only the input stage chopped, a noise corner of 0.3 Hz was observed, which is still too high. When both the input and intermediate stages are chopped, the resulting noise spectrum has a noise corner of 1 mHz. The simulations were made with the periodic steady-state (PSS) and periodic noise analysis (PNOISE) tools of Spectre RF [17] .
C. Optimum Power Efficiency
To minimize an amplifier's power consumption for a given noise specification, most of the power should be dissipated in the input stage. In this design, the input stage consumes 70% of the power. It also provides high DC gain (140 dB), which helps to suppress the noise and nonlinearity from succeeding stages. The amplifier's nested Miller frequency-compensation network [18] is designed to be stable for closed-loop gains 20, since unity-gain stability is not required in this application. The amplifier's simulated open-loop frequency response is shown in Fig. 6 .
IV. CONTINUOUS-TIME RIPPLE REDUCTION LOOP
A. Basic Concept
Since chopping shifts the offset and the low frequency noise up to the chopping frequency, it gives rise to output ripple. As shown in Fig. 7 , the chopped offset of the input stage is filtered by the main Miller compensation capacitor and appears as a triangular waveform at the output. The peak-to-peak amplitude of the ripple can then be approximated as (2) From (2), ripple amplitude can be reduced by reducing inputstage offset with careful layout, by increasing the chopping frequency or by increasing the size of the Miller compensation capacitor. For a worst-case 20 mV offset, with A/V, pF, and kHz, V. This is quite large compared to the amplifier's 5 V output range and thus must be suppressed. In order to do this without incurring the noise folding due to discrete-time sampling, a continuous-time (CT) ripple reduction loop (RRL) is proposed.
As shown in Fig. 7 , the RRL consists of sense capacitor , chopper , integrator with and compensation transconductance . The sense capacitor converts the amplifier's output ripple into an AC current , whose amplitude is proportional to the derivative of . This current is demodulated by chopper , and the resulting DC current is integrated by and to generate a DC compensation voltage that is proportional to the ripple amplitude. This is then fed back via transconductance to the outputs of and , thus injecting a current that compensates for the offset of and . In this manner, the amplifier's offset and hence the amplitude of the chopper ripple is reduced by the loop-gain of the RRL.
The synchronous demodulator formed by the chopper and the integrator behaves like a narrowband filter around the chopping frequency. As a result, the RRL has little effect at frequencies near DC, and so little effect on the amplifier's lowfrequency response. At frequencies close to the chopping frequency, however, the AC current coupled via into the synchronous demodulator will be demodulated to DC and feedback to the outputs of and . The result is a notch in the amplifier's forward gain at frequencies around the chopping frequency. The width of the notch is determined by the unity-gain bandwidth of the loop gain in the RRL.
B. Transfer Function Analysis of the RRL
The transfer function of the RRL can be derived with the help of the block diagram shown in Fig. 8 . In the forward path between nodes C and D (components enclosed by the dashed lines in Fig. 8 ), an input current is chopped by , integrated by , differentiated by , and then chopped by again. For simplicity, the nodes D and E are initially considered to be ideal virtual grounds. The relation between the current flowing into integrator and the current flowing into , is then given by (3) Since this gain factor is not frequency dependent, the operations of the two choppers and around the integrator and the differentiator cancel each other. Hence, the relation between and is also :
It should be noted that if nodes D and E are not ideal virtual grounds, there will be a small error in the value of expressed by (4), which will be neglected.
Let be the transfer function of the integrator built around and (Fig. 8) . If has a finite DC voltage gain of , node D is no longer an ideal virtual ground, and then (5) Since is chopped by , the switched-capacitor impedance looking into the chopper from the integrator's non-ideal virtual ground (node D) is given by (6) where is the chopping frequency of and the output is assumed to be a virtual ground. The action of and can then be modeled by the Norton equivalent circuit shown in Fig. 9 . From Fig. 9 , the input voltage can be derived as
By substituting (5) into (7), the transfer function of the integrator can be calculated:
The loop gain of the RRL can be expressed as
Substituting (4) and (8) into (9), the loop gain becomes
If , (10) can be simplified to
The loop gain is plotted in Fig. 10(a) . It is a first-order low-pass function with a dominant pole that is related to the chopping frequency by (12) The DC loop gain corresponding to the ripple reduction ratio is given by (13) The phase shift within the loop mainly originates from three blocks: integrator and , a differentiator and an integrator . In this design, pF, pF, kHz, is about 114 dB, so the dominant pole is at around 0.8 mHz. Since the phase shift of the first two blocks cancel, the feedback loop is a first-order system having a phase margin close to 90 .
The closed-loop gain between nodes C and X in Fig. 8 is plotted in Fig. 10(b) . The transfer function is given by (14) This result indicates that the RRL high-pass filters the offset and noise of the input stage. In this design, the DC loop gain is about 114 dB, which, neglecting other contributors to output ripple, means that even the worst-case ripple amplitude of 0.8 V should be reduced to microvolt levels. From (2) and (13), the ripple amplitude with the RRL is given by (15) The unity-gain bandwidth of the loop can be derived from (11) by setting (16) (17) In this design, pF, pF, pF and A/V, and so the unity-gain bandwidth is 1.74 kHz. Since the RRL functions as a narrowband notch-filter at the chopping frequency , the notch bandwidth should be roughly equal to , i.e., about 3.5 kHz.
C. Cascode Buffer Isolation
As shown in Fig. 11 , the offset of the integrator's amplifier determines the amount of residual ripple. This can be explained as follows: the offset of the transconductance stage , being chopped by , appears as a square wave voltage at node B. This square wave appears across , and cannot be distinguished from the output ripple. As a result, the ripple will not be completely cancelled. This problem can be mitigated by chopper-stabilizing , or by using a gain-boosted cascode buffer 1 (CB1) to isolate from , as shown in Fig. 12 . The latter solution is chosen here, and as a result a much smaller is obtained compared with .
is now around 0.6 pF, while is 5 pF, which results in 8 times more ripple reduction. To minimize the effect of common-mode interference, the CFIA was implemented in a fully differential manner. The RRL's integrator was realized as a passive integrator, built around a second cascode buffer (CB2), because this only requires half the capacitor area required by an active integrator.
D. Noise Performance With RRL
The introduction of the RRL does not significantly affect the noise performance of the amplifier. This is because the CB2 and are located between the choppers and ( Fig. 12) , and so their noise contributions are chopped out. Although CB1 is not chopped, its noise is modulated to the chopping frequency by , and then filtered by . As a result, the amplifier still maintains its extremely low noise corner of 1 mHz.
E. Chopper Ripple From the Intermediate Stage
The ripple caused by the chopped offset of the intermediate stage is only weakly affected by the presence of the RRL. This is because it originates within the frequency compensation network, and so, compared to the chopped offset of the input stage, is filtered by a different low-pass filter. Therefore, the ripple associated with the intermediate stage was suppressed by chopping it at a much higher frequency (510 kHz) than the input stage. Although the increased frequency of the associated charge injection spikes will increase the offset of the intermediate stage, its impact on the overall amplifier's input-referred offset is mitigated by the gain of the input stage.
V. DETAILED CIRCUIT IMPLEMENTATION
A. The Cascode Buffers
The detailed implementation of the cascode buffers (dashed line in Fig. 12 ) is shown in Fig. 13(a) . Transistors and act as CB1, while act as CB2. To increase the output impedance of CB2, a gain-boosting topology was employed.
As discussed in Section IV-C, CB1 isolates from to enhance the ripple reduction. However, another significant source of residual ripple exists: the chopped offset of the booster amplifier which induces an AC current in the drain capacitances of the cascode transistors . To reduce this, the position of the chopper was modified [ Fig. 13(b) ] so that these drain capacitances are located at the virtual grounds established by the gain-boosting amplifiers [19] . Now the offset of appears as a square wave at nodes 1 and 2 [ Fig. 13(b) ]. This square voltage charges and discharges and generates an AC current. To reduce this AC current, both and were implemented with minimum size devices. The residual ripple caused by the chopped offset of was mitigated in the same manner. Any residual AC current is then filtered out by the integration capacitor . It should be noted that mismatch in the current sources or between the resistors and , also gives rise to residual ripple.
B. The Input Stage
Since the gain error of the thermistor bridge is 0.5%, the amplifier's gain accuracy was designed to be at the same level. This requires that the transconductances and be well matched. In consequence, the dimensions, bias currents and drain-source voltages of the input transistors should also be as well matched as possible.
As shown in Fig. 14 , the input and feedback transconductances employ a folded cascode gain-boosted topology with 140 dB gain. The CM voltages of the two transconductances may differ, and so for good matching their should be insensitive to CM voltage variations. Therefore, the drain-source voltages of the input transistors and were kept (a) (b) Fig. 13 . Implementation of the gain-boosted cascode buffer. constant by low-threshold cascode transistors and . For the same reason, the current sources and are also cascoded. The transconductance of the input and feedback stages is 250 A/V, corresponding to a noise-equivalent resistance of 4 k . To reduce their noise contribution, the various current sources in the input stage were resistively degenerated.
C. The Intermediate and Output Stages
The schematic of the intermediate and output stages is shown in Fig. 15 . The intermediate stage was implemented using a folded-cascode topology. A class-AB output stage was implemented to achieve rail-to-rail output. To save power, the class-AB mesh structures were incorporated into the output branch of the intermediate stage [13] . The class-AB mesh was also cascoded to reduce the variation of the drain-source voltages of . To achieve better settling, the demodulation choppers and should be located at the non-dominant poles of the intermediate stage. Therefore, choppers and were located at the "quiet" sources of the cascode transistors and . Since the thermal noise of the intermediate stage is suppressed by the gain of the input stage, the differential pair was biased at only 4 A, resulting in a of 20 A/V. The unchopped cascode transistors are the main source of residual noise. However, this is suppressed by the gain of the preceding stages.
VI. MEASUREMENT RESULTS
The current-feedback instrumentation amplifier was realized in a 0.7 m CMOS process with low-threshold transistors, linear capacitors and high-resistivity poly resistors. The active chip area is 4.8 mm (Fig. 16) . To ensure that the CFIA's noise is dominant, the noise measurements were made with the CFIA configured for a closed-loop gain of 6667 and followed by a low-noise amplifier with a gain of 100. Thus, the contribution of the LNA and the HP3562A spectrum analyzer to the measured noise is negligible. Without chopping, the amplifier has a white noise floor of 15 nV/ Hz and a noise corner of 3 kHz. Chopping only the input stage resulted in a noise corner of 0.1 Hz. After chopping both the input and intermediate stages, however, the measured noise spectral density remained flat to 1 mHz. Since the amplifier's offset is smeared out by the window function of the spectrum analyzer (HP3562A), the noise corner could not be accurately measured, but it is clearly below 1 mHz, as shown in Fig. 17 . This agrees well with the simulation results. As stated in Section IV, the RRL acts like a notch filter at the chopping frequency. Since the notch is quite narrow, it has little effect on the amplifier's measured closed-loop response (Fig. 18) . The closed-loop response around the chopping frequency is shown in Fig. 19 . The measured width of the notch, Without chopping, the initial offset of the CFIA is less than 1.7 mV. Chopping only the input stage results in a measured offset of less than 1 V. Chopping both the input and intermediate stages increases the offset to 5 V, mainly due to the relatively high chopping frequency (510 kHz) used in the intermediate stage. The measured offset of 12 samples is shown in Fig. 20 . Their measured gain accuracy is shown in Fig. 21 , and was less than % at a nominal gain of 200. The spectrum of the chopper ripple with and without the RRL is shown in Figs. 22 and 23 . Since the frequency range of the HP3562A spectrum analyzer was limited to 100 kHz, the input choppers were clocked at kHz in order to observe the 3rd harmonic of the chopping frequency. Measurements show that the amplitude of the output ripple at was reduced by about 60 dB: from 48 mV to 41 V. However, a larger second harmonic (78 V) is also visible. This is due to the chopped mismatch of the Fig. 13(b) ], which then up-modulates to the even harmonics of . However, at the closed-loop gains for which the amplifier was designed , the amplifier's bandwidth is low enough to effectively filter out such harmonics. At a gain of 200, the amplifier's bandwidth is 4 kHz and the measured input-referred output ripple and noise are 0.55 V(rms) and 0.95 V(rms), respectively. Depending on the offset in the intermediate stage, the amplitude of the corresponding output ripple (at 510 kHz) varies from 0 to 70 V.
In Table II , the performance of this instrumentation amplifier is compared with the state of the art. It achieves a 1 mHz 1/ noise corner at a noise PSD of 15 nV/ Hz. This extremely low noise and thermal noise have been achieved with low power consumption (230 A from a 5 V supply): the amplifier's noiseefficiency factor [20] is 8.8, which is quite respectable [2] - [4] , [10] .
VII. CONCLUSION
To interface a precision thermistor bridge intended for highresolution temperature measurements in wafer-steppers, a three stage current-feedback instrumentation amplifier has been designed. The goal of the design was to achieve low thermal noise and low noise, and simultaneously, the low power dissipation required to reduce self-heating errors. By chopping both the input and intermediate stages, their noise was effectively suppressed, while the noise of the output stage was suppressed by the gain of the preceding stages. A continuoustime ripple reduction loop was applied to reduce chopper ripple without any noise aliasing, which, compared to the use of autozeroing, results in a very power efficient solution.
The performance of the CFIA was evaluated by measurements on a test chip realized in a standard 0.7 m CMOS process. The amplifier achieves 5 V offset and a noise corner of 1 mHz at a thermal noise PSD of 15 nV/ Hz, while only drawing 230 A supply current. To the authors' knowledge, this represents the best LF noise performance ever reported for a CMOS amplifier. 
